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Abstract
The problem addressed in this paper is the limita-
tion imposed by network elements, especially Ether-
net elements, on the real-time performance of time-
critical systems. Most current network elements are
concerned only with data integrity, connection, and
throughput with no mechanism for enforcing tempo-
ral semantics. Existing safety-critical applications and
other applications in industry require varying degrees
of control over system-wide temporal semantics. In
addition, there are emerging commercial applications
that require or will benefit from tighter enforcement of
temporal semantics in network elements than is cur-
rently possible. This paper examines these applications
and requirements and suggests possible approaches
to imposing temporal semantics on networks. Model-
based design and simulation is used to evaluate the
effects of network limitations on time-critical systems.
Index Terms
Cyber-physical systems, Ethernet networks, Event-
triggered, Time-triggered, Synchronization
1. Introduction
The goal of this paper is to illustrate the impor-
tance of network temporal semantics in determining
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the performance of cyber-physical systems (CPS) and
other emerging time-critical applications and to discuss
candidate techniques for these in existing and yet to be
designed network components.
A CPS is a collection of sensors, actuators, com-
puting platforms, and networks deployed to monitor
and/or control the properties of an artifact, the plant,
in the physical world. The passage of time is a critical
feature of a CPS. Unlike traditional computing that
produces only a succession of system states, a CPS
must also measure and in most cases control the time
intervals between these states. For distributed CPS,
time synchronization is required to form a coordinated
view of the state of the physical world and to effect
coordinated control over that state.
Many CPS applications include multiple computing
platforms, which communicate via networks to con-
trol plants with large physical extent. Even when the
plant is not physically distributed, networked solutions
may be used to distribute computational load, provide
physical partitioning of the application, enable more
timely local control, or to provide redundancy. The
inclusion of networks into a CPS requires that the
temporal characteristics of the network be included
in the design of the CPS, since network latency and
packet delay variation will negatively affect the timing
of communications between platforms.
The remainder of this paper is structured as follows.
Section 2 provides the background and motivation for
the discussion on the role of timing and in particular
network timing in the design and implementation of a
CPS. Section 3 explores the temporal properties of net-
works and network elements and possible techniques
for evaluating these properties. Section 4 discusses
design challenges for CPS posed by networks and
considers possible techniques for ameliorating network
limitations. Section 5 outlines further work.
2. Background
The ability to accurately assign a timestamp to an
event, where the timestamp indicates the physical-
time of the event occurrence, is critical in many CPS
applications. Similarly, the ability to control the time-
evolution of a CPS depends on accurately determining
the rate of events based on physical-time.
The most commonly used protocols for the distri-
bution of local or standardized time are the Network
Time Protocol (NTP) in a LAN environment, global
positioning system (GPS) for wide-area environments
and specialized, often proprietary protocols in safety-
critical systems. For many emerging applications the 1
ms accuracy of NTP is inadequate. GPS is capable of
sub-microsecond accuracy but is not suitable for many
applications.
Many applications are sensitive to end-to-end trans-
mission delay, latency, or to variations in this latency,
path delay variation (PDV). This section illustrates this
point with several important commercial examples and
discusses the techniques being specified and deployed
to deal with latency and PDV.
2.1. Accurate timestamping in CPS
Accurate timestamps are required in safety-critical
systems. These timestamps are typically used to estab-
lish time division multiplex (TDMA) communication
protocols, cause controlled sampling in devices, and to
annotate data for analysis or control purposes. Domain-
specific examples are CAN, IEC 61158, ARINC, and
TTP, which are widely used in industrial automation,
automotive, aircraft, and especially in safety-critical
systems.
In the late 1990s, the perceived lower cost, much
greater bandwidths, and the non-proprietary aspects of
Ethernet resulted in all major vendors of industrial
automation and other domains shifting to Ethernet-
based communications. However, Ethernet is non-
deterministic and can introduce significant latency and
PDV which if uncorrected make it unsuitable for
many of these applications. This section discusses
some of the efforts currently underway to allow sub-
microsecond timing to be enforced over Ethernet links
in the presence of latency and PDV. Most of these are
centered around the IEEE 1588-2008 protocol [1].
Commercial and scientific examples requiring accu-
rate timestamps include:
• Financial: Brokers and other agents linked via
Ethernet-based communications require trades to
be timestamped with accuracies varying from the
millisecond level to the nanosecond level [2].
• Audio-visual: Ethernet-based streaming video and
audio in concert halls, homes, business and com-
mercial settings requires timing control for visual
and audio quality. Latency is typically not an
issue except in applications such as telesurgery
and robotics where response time or visual or au-
dio feedback is important. Differences in latency
and PDV can be overcome by suitable buffering
and reassembly in precise time order based on
accurate timestamps applied at the source.
• Trilateration applications: Location of a target
such as a gunshot can be derived from several
sensors with known locations timestamping the
reception of a target signal. For sound, accuracies
of a millisecond are required [3] while locat-
ing RF transmitters requires accuracies of a few
nanoseconds.
• Scientific: The large hadron collider requires tim-
ing accuracies at or below the nanosecond level
[4].
• Power industry: The industry is moving to in-
crease coverage and accuracy of grid timing via
technologies such as synchrophasors [5]. Ethernet
is the preferred communications protocol for both
substation and long haul communications and
industry standards call for timestamp accuracies
of ±1µs.
To meet the needs of these applications, industry
is specifying and deploying a variety of technologies
to enable accurate timestamping in Ethernet-based
systems.
In a networked device, the ability to accurately
timestamp network traffic is degraded by fluctuations
in the timing of the device’s protocol stack and op-
erating system which limits the effectiveness of clock
synchronization protocols. The solution is to generate
message timestamps for timing protocols, at the bottom
of the Ethernet protocol stack. Commercial silicon
is available that implements a physical clock, time-
stamping capability, and some measure of application
support either at the MAC or the PHY level. These
PHY chips, which are between the MAC and the
network media, typically support timing resolution to
8ns or better. Although these chips have been designed
with the IEEE 1588 protocol in mind, they are (so
far) sufficiently general that they can be used with any
Ethernet-based time transfer protocol ([6], [7]).
All LAN-based clock synchronization protocols at-
tempt to measure the path latency between devices
which if uncorrected will result in an offset between
clocks. PDV degrades the precision of the results. As
will be seen in Section 3, PDV in a LAN environ-
ment results from queuing in the network bridges and
changes in the path topology. Path asymmetry, i.e.
the difference between forward and reverse latency,
also introduces clock offset. To ameliorate the effects
of latency and PDV on synchronization protocols the
industry specifies two types of devices: IEEE 1588
boundary and transparent clocks.
A boundary clock terminates and reissues timing
traffic, thereby eliminating bridge queues. A transpar-
ent clock measures the time a packet takes to traverse
the bridge and provides this information to downstream
devices to correct for bridge queue delays. These de-
vices eliminate the effects of bridge queues on timing
packets, thereby enabling high accuracy and network
traffic independent clock synchronization. They are not
useful in eliminating PDV for ordinary traffic, but the
presence of accurate synchronized clocks at all devices
allows the measurement of actual end-to-end delays on
a per packet basis. This information can be used in
some applications to overcome the effects of PDV and
latency.
There are also other, specialized synchronization
protocols under development and standardization,
which attempt to remove or reduce the effects of
PDV. For example, the time-triggered Ethernet scheme
introduced by Kopetz [8] is being standardized by the
Society of Automotive Engineers (SAE).
2.2. Accurate rate control in CPS
The importance of rate control is well illustrated by
telecommunication operators providing synchronous
T1 (1.544 MBit/s) service over asynchronous Ethernet
links. Problems arise for example if the source is
transmitting at a higher rate than the sink can accept
causing information to be lost. One solution is to
provide buffers to accommodate rate discrepancies. To
keep buffer sizes manageable, it is necessary to impose
strict rate requirements on the telecommunications
system even in the presence of Ethernet links. For
example, the International Telecommunication Union
(ITU) specification on primary clock rate stability in
such systems is one part in 1011 or one frame slip
in 70 days on a 2 MBit/s links [9]. Rate and time
control is also critical in cellular backhaul and other
telecommunications services [10] and in efforts to
incorporate Ethernet into metropolitan area networks.
In matching the frequencies of two distributed
clocks, latency itself is not an issue however PDV
directly degrades the frequency transfer. The telecom-
munication industry has major programs devoted to
metrics for PDV [11] as well as algorithms for cor-
recting for the effects of PDV [12]. These are very
difficult tasks, since the PDV is known to vary with
network traffic patterns. Much of this effort is under
the auspices of the ITU-T SG15 Q13/15 committee,
but there is also a great deal of industrial work and
some products incorporating PDV filtering algorithms
for use with IEEE 1588 [13].
The ITU also standardized a physical layer solution
called synchronous Ethernet or SyncE for frequency
transfer. Synchronous Ethernet devices recover fre-
quency from the incoming data stream using phase
lock loops. SyncE networks are designed according to
the ITU specifications with better clocks and traceable
synchronization paths rather than the usual 100ppm
Ethernet clocks [14]. There are numerous PHY chips
on the market that support SyncE, e.g. [6].
3. Time Semantics in Network Elements
3.1. Basic network considerations
A network bridge joins two network segments on the
data link layer. Network packets are sent by the bridge
based on a forwarding database that contains the MAC
or IP addresses of devices connected to the bridge.
Bridges introduce PDV via the following mechanisms:
• Excess network traffic during population of the
forwarding address database,
• Buffering on input and output queues and variable
processing time for packets,
• Successive packets taking different paths in mul-
tiply connected networks. This is common in the
Internet but may also be the case in LAN envi-
ronments during reconfiguration of mesh or ring
topologies often used for redundancy purposes.
This is obviously not present in star topologies.
Bridges are non-deterministic with respect to packet
order, which depends not only on the receipt order
at inputs but also on the design of the switch fabric
and scheduling rules. For example, with a round-robin
switch fabric, the delivery order for simultaneously
received packets depends on the state of the round-
robin.
PDV can also depend on the network topology.
Figure 1 shows an example for a simple network.
Traffic from device A to B and device B to A will
not exhibit much PDV and will be independent of
traffic in other parts of the network since with full-
duplex and only the point-to-point traffic shown there
will never be more than a single packet in a queue,
provided the devices can accept all incoming traffic at
line rates. By contrast the traffic from devices D and
E directed at device F can expect to see PDV since
two sources are feeding the same output queue in the
bottom bridge. Similarly traffic between devices A and
D and between C and E can experience PDV since they
share a common queue on an output port of the top
bridge.
Ferrari [15] summarizes efforts to bound latency
and PDV for time-critical traffic other than timing
4-port
bridge
4-port
bridge
A
D
B
C
F
E
A ⇒ B
B ⇒ A
A ⇒ D C ⇒ E
D ⇒ F E ⇒ F
Figure 1. Simple network
messages. Much of the early work focused on ATM
and wide-area communication. Ferrari makes three key
observations, still true today:
• Only when network traffic is input rate limited
is it possible to enforce and compute a maximum
value for network latency. Admission control lim-
its the maximum number of packets that can con-
tend for queues thus limiting PDV. Computing this
limit requires analysis of packet lengths, arrival
times, and destinations — not a trivial task, see
Section 3.2.
• Guaranteeing limits on latency and PDV requires
all network layers and links, including layer 2, to
enforce limits along all relevant end-to-end paths.
• Traffic must be classified as real-time for which
latency bounds are enforced and non-real-time
where such bounds are not enforced. Non-real-
time traffic must not be permitted to degrade
bounds on real-time traffic.
In recent years, the focus of network research has
been primarily based on IEEE 802.1p layer 2 quality
of service and the IETF IP-based DiffServ schemes.
These are classification schemes based on bits in
the Ethernet and IP headers respectively that allow
bridges to schedule forwarding of packets. Successful
enforcement of latency bounds for real-time traffic
requires consistent participation by all users of the
network, which is not the case today [16]. This does
not bode well for using the Internet for time-critical
CPS communications.
3.2. Analytical methods to compute PDV
The design and analysis of a networked CPS re-
quires the determination of latency and PDV bounds.
Software for embedded platforms is typically sepa-
rated into tasks, which are assigned shared resources
such as CPU cycles by a scheduler. Commonly used
scheduling techniques assign priorities or deadlines
to tasks to determine the order of task execution.
Examples are fixed-priority scheduling such as rate-
monotonic [17] or dynamic priority scheduling such
as earliest deadline first [18]. Schedulability tests are
performed to provide proofs that all tasks execute
before their deadlines. These tests require worst case
execution time (WCET) assumptions about the tasks
which typically over-approximate the actual execution
times leading to conservative results.
Similar techniques can be used for scheduling of
messages on networks where worst case transmission
times must be determined. The computational com-
plexity increases with the complexity of the network
topology since messages sent via a network from the
same sender to the same receiver do not necessarily
have to take the same path.
A method for analyzing performance guarantees in
networks is the network calculus (NC) [19]. In network
calculus, an input flow is characterized by an arrival
curve α and the number of events the system can
process by a services curve β . These curves specify
the number of events within any time interval of length
∆. The output flow is constrained by the arrival curve
α∗ = α ⊘ β , where ⊘ is the min-plus deconvolution
[20]. Arrival and service curves can also be described
in terms of the amount of resources, such as the num-
ber of processing or communication cycles, instead of
number of events.
A real-time calculus (RTC) was defined for hard
real-time systems using network calculus together with
max-plus algebra defining an upper bound and a lower
bound for the curves [21], [22]. However it is difficult
to combine network calculus with real-time calcu-
lus within one homogeneous mathematical framework
[21]. Furthermore, RTC cannot handle the notion of
state, so some components may not be accurately mod-
eled, e.g. when the components implement complex
protocols [23]. RTC does have the advantage of scaling
well, which is not the case for state-based models such
as timed automata.
3.3. Hybrid Methods
Several authors have proposed combining RTC and
timed automata (TA) to take advantage of both ap-
proaches [24], [25], [26] and cope with the complexity
of model checking TA which is exponential in the num-
ber of clocks [27]. In [25] RTC event streams specified
by arrival curves (defined in the time-interval domain)
are transformed to sets of event traces specified by
TA (defined in the time domain) and vice versa. The
results are more accurate than the pure analytic RTC
approach, and although the computation takes longer
it is still faster than with a state-based TA approach.
A different approach is presented in [24] where
events are grouped in coarse events which are packets
of real events with granularity g and the timed au-
tomaton component adapted to deal with these coarse
events. The analysis can be done for different granu-
larities thus trading off precision vs. analysis overhead.
In [26] the goal is to analyze the freshness of some
data exchanged between integrated modular avionics
(IMA) applications. In IMA platforms the functions
share the execution and communication resources and
execute in predefined time slots and communicate
through an avionics full duplex switched Ethernet
(AFDX) network. The network switches and pro-
cessing modules are modeled by networks of timed
automata. The quality of service (QoS) properties
of asynchronous flows in the network are calculated
with the trajectory approach [28], a technique similar
to RTC for computing deterministic bounds on best
and worst case traversal times (BCTT, WCTT). The
network model is replaced in the automata model by
a timed channel with a delay given by the interval
[BCTT, WCTT].
4. Design challenges in CPS
Requirements for CPS depend highly on the ap-
plication domain. However all place constraints on
network latency and PDV, and most require determin-
istic computation and communication, i.e. given the
same inputs, the system produces the same outputs.
Current Ethernet network devices only do rudimentary
scheduling based on best effort QoS. Given the results
of the recent research described above and the presence
of synchronized clocks with accuracies comparable to
packet times on Ethernet, is it possible to provide better
control of latency, PDV, and determinism for CPS,
particularly in a LAN environment?
Figure 2 illustrates the design space we are inter-
ested in. At one extreme (E), scheduling and admission
is completely uncontrolled while at the other extreme
(A), admission is strictly controlled by assigning peri-
odic access times as done in earlier versions of TTE.
Later versions of TTE (B), allow three classes of
service enabled by special bridges [8]. Prior work
based on QoS information in Ethernet headers can
provide some improvement (D), again with appropriate
bridges. We propose investigating various combina-
tions of admission control and scheduling within end
devices and network bridges to provide the designer
with determinacy as well as latency and PDV bounds
suitable for a wider range of CPS applications.
A: Early TTE
B: TTE with CoS
C: New designs?
E: Uncontrolled
schedule and
admission
D: QoS schedules
Figure 2. Design space
To cope with the complexity of the design of CPS
and to allow for reasoning about a system on different
levels of abstraction, model based design (MBD) is
being adopted for the development of CPS. MBD
allows for modeling, analyzing and evaluating sys-
tem designs in different steps of the design process.
Platform based design (PDB) [29] explicitly differen-
tiates between modeling functionality and modeling
architecture. PDB focuses on the integration of these
models and allows for evaluation of system designs in
conjunction with architectural and network properties
such as time. In order to evaluate a CPS, the passage
of time must be modeled.
Various tools are available for MBD and PDB. Most
tools assume an unrealistic global notion of time over
all platforms. In distributed CPS, every platform has
its own notion of time — described by the platform
clocks. An accurate model of platform clocks may
also describe the clock drift, e.g. with temperature.
Many modern cyber-physical systems implement clock
synchronization protocols. Modeling these protocols is
beneficial for evaluating their performance as well as
for evaluation of network performance. The application
behavior is also influenced by the network architecture
and network latencies. We argue that, in order to
evaluate a CPS, network components must be part
of the model of the system, and timing properties
introduced by the hardware must be taken into account.
We have developed an environment for describing
functional aspects as well as physical properties of
systems including network components in Ptolemy
II [30]. This approach is explained in the following
section.
4.1. Our experimental platform
Ptolemy is a modeling and simulation tool for
heterogeneous systems. These systems are described
as actors-oriented models. The semantics of a model,
i.e. the way actors execute and communicate, is de-
scribed by special model components called directors.
A director defines the model of computation (MoC).
Some MoC’s such as discrete-event (DE) or continuous
time (CT) allow for the modeling of timed systems.
Models can be composed hierarchically to form het-
erogeneous models that comprise more than one MoC.
This environment facilitates modeling of CPS. The
plant model, i.e. the physical part of the system, can be
described as a continuous system, and the control laws,
i.e. the cyber-part, can be represented as discrete-event
systems.
To study the influence of networks on a CPS,
we also represent network components as actors in
the model. This requires modeling of functional as
well as physical connections. In order to evaluate
the influence of different network components and
structures on CPS, we need an environment that allows
for changing networks and physical connections with
minimal changes to the functional model. Physical
connections are modeled in an aspect-oriented way
[31] by using concept of quantity managers introduced
in the Metropolis project [32], [33]. Quantity managers
binds physical connections with functionality models.
Figure 3 shows the Ptolemy model of the example
given in Figure 1. The lines in Figure 1 represent
the physical connections whereas the lines in Figure
3 show the functional connections. In the Ptolemy
model, information about the physical connections
between the platforms is added in form of properties
on the functional connections (displayed as textual
annotations in the figure). Thus, there are no lines
connecting platforms and the network elements, which
are represented by the actors Bridge1 and Bridge2
in Figure 3. The bridge functionality is implemented
inside the actor.
In a simulation, a network actor receives input
signals from the platform actors and sends signals
to other platform actors as indicated by the func-
tional connections. The simulation results show that
network components introduce delays that can change
the application behavior. The use of quantity managers
facilitates change of network topologies and enables
evaluation as well as static schedulability and latency
analysis.
The setup described here is not trying to replace ex-
isting network simulators such as the OPNET Modeler
[34] or NS-2 from the Virtual Internetwork Testbed
project VINT [35]. These tools simulate networks
on a much more detailed level, including the proto-
col stack. In Ptolemy, we can prototype new ideas
for networks and evaluate those in conjunction with
application models on a higher level of abstraction.
We want to evaluate new implementations of network
components that use additional information to allow
for more deterministic communication, accurate timing
of messages across networks, bounds on latencies and
minimal PDV.
Figure 3. Modeling Networks
A realistic model of a CPS must also take into
account clock drift between platforms. We consider
multi-platform systems where time-synchronization
protocols such as described in Section 2 provide the
same notion of time on all platforms. Messages be-
tween platforms can carry timestamps acquired from
the synchronized clock local to the sending platform. A
useful discrete event (DE) based programming model
for such a system is Ptides [36], [37]. In Ptides, event
timestamps are only related to real-time at sensors and
actuators. We are investigating similar relationships
at network interfaces as a mechanism for enforcing
admission control as well as aiding schedulability anal-
ysis. Within a platform, events have to be processed
in timestamp order when they are causally related.
Otherwise, events can be processed out of timestamp
order. Ptides is a useful environment for simulating
CPS designs but also for generating executable code
that preserves a design’s time semantics. This allows
both simulation and experimental evaluations of de-
signs with different combinations of platform design,
admission control and bridge temporal semantics and
designs.
Our initial work is centered on two multi-platform
applications presenting a wide range of timing, net-
work and other system requirements: Aircraft multi-
tank fuel systems with distributed control and syn-
chrophasors in electric power substations. The network
in the first system is restricted to a local network, on
board the aircraft, with requirements on the timing.
The power grid application has tight requirements
on the timing in the local area networks and loose
requirements in the wide area network. Latencies and
PDVs and their influence on the system greatly varies
in these two applications. We study the effects of
network latency and PDV based on simulations and
implementations of these examples.
4.2. Admission control and bridge scheduling
Admission control is a requirement for bounded
latency and PDV [15]. Ptides can enforce periodic
or scheduled message rates or more general bounds
defined by, for example, arrival curves. Another rela-
tively unexamined dimension of admission control is
based on message temporal semantics, e.g. in order
of appearance, in timestamp order, priority or class of
service (CoS), or earliest deadline first (EDF).
Current bridge designs at best locally schedule mes-
sages based on CoS. Other scheduling options include
strategies such as proposed in [38]. Such scheduling
techniques need to be evaluated in current environ-
ments.
As illustrated in Figure 1, network topology and
message connections can affect contention in bridge
queues and should be considered. Likewise it is possi-
ble to have synchronized clocks in bridges which may
lead to other possible scheduling options. Several of
these approaches require new fields in the package
header which have to be analyzed by network ele-
ments. Additional resources (time, buffer size) are also
required for more elaborate scheduling techniques.
5. Conclusions and Future Work
This paper presents the main concerns when model-
ing and implementing networked CPS. Time and rate
of communication are crucial for the correct behavior
in many applications. We want to explore models
for CPS that allow for expressing network delays.
In the experimental setup proposed in this paper, we
want to evaluate different network topologies as well
as different implementations of network components.
This should allow for insights into the benefits but
also overheads introduced by smarter network elements
such as bridges with EDF schedulers or smarter end
devices that implement access control based on static
or dynamic schedules. This analysis allows for the
actual implementation of smarter network components.
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